

# FPGA AND VIRTUALIZATION TECHNOLOGY IN DPDK TO ACCELERATING AND SCALING THE CLOUD NETWORKING

Zhang Tianfei Rosen Xu

# AGENDA

#### Part 1: FPGA and OPAE

- Intel® FPGAs and the Modern Datacenter
- Platform Options and the Acceleration Stack
- FPGA Hardware overview
- Open Programmable Acceleration Engine (OPAE)

#### Part 2: FPGA, OPAE and DPDK

- DPDK Overview
- FPGA in cloud Networking
- FPGA Acceleration on DPDK
- DPDK for vSwitch FPGA Acceleration



#### Part 1: FPGA and OPAE



# DATA MOVEMENT AND PROCESSING EXPLOSION



#### Markets

- Government
- Enterprise
- Cloud
- Communications



- Network
- Storage
- Compute

#### Workloads

- Security
- Big Data Processing and Analytics
- Video processing and transcode
- Artificial Intelligence & Machine Learning
- Packet processing









## **ACCELERATION ASSIST TO PROPEL DATA INSIGHT & OPERATIONAL EFFICIENCY**



Efficient Performance: Improve performance/watt

ntel

ARRIA

(intel) STRATIX

inside

**Real-Time:** High bandwidth connectivity and low-latency parallel processing

**Developer Advantage:** Code re-use across Intel FPGA data center products



The Intel® Xeon® processor with FPGA acceleration can reduce TCO and solve new problems

# INTEL® FPGA DATA CENTER FORM FACTORS OPTIONS

Enabled By The Acceleration Stack for Intel® Xeon® CPU with FPGAs

![](_page_5_Picture_2.jpeg)

![](_page_5_Picture_3.jpeg)

![](_page_5_Picture_4.jpeg)

- System flexibility with Intel Xeon CPU SKU options
- Dedicated local memory
- Can be slotted into 1U servers

Server Platform Option with In-Package FPGA

![](_page_5_Picture_9.jpeg)

Coherent interface benefits software developersSuperior performance for bandwidth & latency sensitive applications

Choose the Intel FPGA form factor matched to your application needs

![](_page_5_Picture_13.jpeg)

## THE INTEL<sup>®</sup> APPLICATION DEVELOPER ADVANTAGE

Acceleration Stack for Intel® Xeon® CPU with FPGAs

**Intel Environment** Code re-use

**IP Libraries** 

#### Acceleration Stack for Intel<sup>®</sup> Xeon<sup>®</sup> CPU with FPGAs – **Enhanced Performance, Simplified**

- Saves developer time to focus on unique value-add of their solution
- Enables unprecedented code re-use across multiple Intel FPGA form-factor products
- World's first common developer interface for Intel FPGA data center products
- Optimized and simplified hardware and software APIs provided by Intel
- Enables easier development and deployment of Intel FPGAs for workload optimization

The stable and optimized foundation for building your Intel FPGA-accelerated solution

![](_page_6_Picture_11.jpeg)

### **ACCELERATION STACK FOR INTEL® XEON® CPU WITH FPGAS**

#### Enhanced Performance, Simplified

![](_page_7_Figure_2.jpeg)

#### Intel® delivers a system-optimized solution stack for your data center workloads

OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos Logos and names provided for illustrative purposes only. Current availability may be different.

# **OPEN PROGRAMMABLE ACCELERATION ENGINE (OPAE) TECHNOLOGY**

Simplified FPGA Programming Layer for Application Developers

Each Level Enderland
Unter Applications
Unter Applications
Accelerations Unter Applications
Concelerations Unter Applications
Concelerations
Concel

- Consistent cross-platform API
- Minimal software overhead and latency
- Supports virtual machines and bare metal platforms
- Open source code licensing and developer community
  - Intel FPGA drivers being upstreaming to Linux kernel
  - Intel FPGA userspace drivers have merged into DPDI

![](_page_8_Figure_9.jpeg)

#### Start developing for Intel FPGAs with OPAE today: http://01.org/OPAE

![](_page_8_Picture_13.jpeg)

# ACCELERATION ENVIRONMENT

Common Developer Interface For Intel FPGA Data Center Products

![](_page_9_Figure_2.jpeg)

Intel Hardware

![](_page_9_Picture_6.jpeg)

# FPGA INTERFACE MANAGER (FIM) OVERVIEW

Device memory organized in Device Feature List data structure

Supported features exposed through Device Feature List

![](_page_10_Figure_3.jpeg)

![](_page_10_Picture_4.jpeg)

11

# **FPGA INTERFACE MANAGER (FIM) DETAILS**

#### FPGA Management Engine

- Provides: power and thermal management, error reporting, partial reconfiguration, performance reporting, and other infrastructure functions.
- Each FPGA has one FME, accessible through the physical function.

#### Port

- Interface between the static FPGA fabric (FIM) and a partially reconfigurable region containing an Accelerated Function Unit (Accelerator Function).
- Controls communication from SW and exposes features such as reset and debug.

#### Accelerated Function Unit

- Attached to a port and exposes a MMIO region for accelerator-specific control registers.

# FPGA INTERFACE MANAGER (FIM) - VIRTUALIZATION SUPPORT

Supports PCIe SR-IOV function to create virtual functions (VFs) which can be used to assign individual accelerators to virtual machines.

![](_page_12_Figure_2.jpeg)

![](_page_12_Picture_3.jpeg)

### **OPAE USERSPACE DRIVER INFRASTRUCTURE**

![](_page_13_Figure_1.jpeg)

![](_page_13_Figure_2.jpeg)

![](_page_13_Picture_3.jpeg)

#### **OPAE User space Driver Architecture (Bare metal case)**

![](_page_14_Figure_1.jpeg)

- FPGA Management by OPAE Kernel Driver (Upstream in progress)
- DPDK in VM with Normal PMD

![](_page_14_Picture_4.jpeg)

### Summary

- OPAE is powerful and open software stack for FPGA to accelerating applications.
- OPAE can offer two kinds of drivers:
  - ✓ user space driver solution: has merged into DPDK 18.05
  - ✓ kernel driver solution: upstreaming now
- Start developing for Intel FPGAs with OPAE today: <u>http://01.org/OPAE</u>

![](_page_15_Picture_6.jpeg)

16

### Part 2 : FPGA, OPAE and DPDK

![](_page_16_Picture_1.jpeg)

### **DPDK Framework – BIG Picture**

![](_page_17_Figure_1.jpeg)

## FPGA in cloud Networking

- Opportunities
  - Enhancing Performance: Provide NIC ASIC liked performance
  - Changing dynamically: Flexible enough for adding new feature

#### Problems

- Longer design cycle than software: Compilation, Analysis & Synthesis, Fitter(Place & Router), Assembler, Timing
- Online upgrade affecting business: PCIe rescan and driver reprobe

![](_page_18_Figure_7.jpeg)

![](_page_18_Figure_8.jpeg)

### Partial Reconfiguration (PR)

- With Partial Reconfigure(PR) parts of Bit Stream, FPGA not only provides one kinds of accelerator but also provides many types of accelerators at the same time
  - Hot upgraded
  - Resources time-shared
  - Fault tolerance
- How DPDK fully support FPGA?
  - Which type of DPDK Device can provide FPGA PR?
  - How can we bind DPDK Driver to FPGA Partial Bit Stream?

### **FPGA Acceleration on DPDK - Scope**

![](_page_20_Figure_1.jpeg)

- Rawdev probed as PCI Driver takes FPGA Configuration(Download/PR)
- 2 scans: FPGA PCI Device Scan(1<sup>st</sup> Scan) and AFU Scan(2<sup>nd</sup> Scan)
- OPAE Provides Common lib and API for low level FPGA management & accelerator access

### **FPGA Acceleration on DPDK - Architecture**

![](_page_21_Figure_1.jpeg)

### DPDK for vSwitch FPGA Acceleration

![](_page_22_Figure_1.jpeg)

### Summary

- FPGA BUS is in DPDK 18.05
- Start developing for DPDK with OPAE : http://dpdk.org/doc/guides/rawdevs/ifpga\_rawdev.html

![](_page_23_Picture_3.jpeg)

![](_page_24_Picture_0.jpeg)